Abstract—Subgraph isomorphism plays a significant role in many applications, such as social networks and bioinformatics. However, due to the inherent NP-hardness, it becomes challenging to compute matches efficiently in large real-world graphs. Many researchers have attempted to solve this problem with the help of new hardware. Nevertheless, most of them focus on GPU. Due to the dataflow feature and burst I/O optimization, FPGA is a potential competitor to speed up subgraph isomorphism. However, there are very few subgraph matching algorithms on FPGA. In this paper, we present an efficient FPGA-friendly Subgraph Isomorphism algorithm FASI, designed on CPU-FPGA heterogeneous platform which leverages FPGA’s features. Unlike the existing FPGA-based method FAST, we adopt the worst-case-optimal-join-based pipeline design. First, we propose an FPGA-friendly data structure LCSR for efficient access to neighbor lists. Second, we offer a joint parallelized pipeline strategy to accelerate matching process. Third, we propose a memory coalescing mechanism and a space-saving pre-allocated write back strategy. Our experiments on both synthetic and real graphs show that FASI outperforms other state-of-the-art subgraph matching algorithms on CPU, GPU and FPGA.

Index Terms—FPGA, Subgraph Isomorphism, WOJ, Pipeline

I. INTRODUCTION

In recent years, subgraph matching has played an increasingly important role in many graph analysis tasks. It aims to find all distinct subgraphs of a data graph $G$ that are isomorphic to a query graph $Q$. For example in Figure 1, given a query graph $Q$ and a data graph $G$, there is one match of $Q$ over $G$, i.e., $\{(v_0, v_12), (v_1, v_0), (v_2, v_0), (v_3, v_13)\}$. In practice, subgraph matching (also known as subgraph isomorphism) has attracted much attention in academia and industry. It has been widely used in various domains, e.g., social network analysis [1]–[3], protein-protein interaction network analysis [4], [5], chemical compound search [6], graph pattern mining [7], [8] and RDF query processing [9], [10]. However, it is challenging to efficiently compute all matches of $Q$ over a larger $G$ since subgraph isomorphism is a classical NP-hard problem [11]. Therefore, speeding up subgraph matching on massive graphs is the focus of our work.

Extensive research has been conducted to find solutions for speeding up subgraph matching on CPUs [12]–[19] and most of them adopt the backtracking approach [20], [21]. The approach follows the idea of depth-first search, which recursively maps the next query vertex to a data vertex to get all matches. Although existing algorithms on CPUs propose many optimization techniques on matching orders, pruning rules, and index structure using various heuristic methods, the search space is still large when handling massive graphs. Meanwhile, general-purpose CPUs cannot provide a high degree of parallelism and flexible cache mechanism. As a consequence, asking for hardware assistance is a better choice.

Recently, many works have devoted much effort to speed up subgraph matching by leveraging massively parallel computation capability of GPUs [22]–[26]. They are proved to be effective in improving the performance of subgraph matching. In fact, FPGAs also have advantages over CPUs on parallelism, thanks to the data stream transfer without instruction decoding and pipeline processing. Meanwhile, compared to GPUs, FPGAs have larger on-chip memory and lower power consumption [27]. Therefore, FPGAs are often used for accelerating artificial neural networks for machine learning applications [28]–[31] and some common graph algorithms [32]–[34]. However, there are few subgraph matching algorithms developed on FPGA, except for FAST [35], the only existing FPGA-based subgraph matching solution.

FAST generates an auxiliary data structure CST (candidate search tree) as a complete search space when handling a query graph. Then it adopts an edge verification method to enumerate all matches. However, FAST suffers from the heavy overhead of generating CST on CPU at the query runtime. In addition, the edge verification method leads to lots of redundant work because the candidates of a query vertex are usually a lot and a large number of partial results do not need to be expanded.

Generally, there are three main challenges when developing subgraph matching algorithms on FPGAs:

- **Limited On-chip Memory.** The on-chip memory of up-to-date FPGAs includes Block RAM (BRAM) and Ultra RAM (URAM). Because the size of total on-chip memory
on FPGA is as small as only tens of megabytes, large graph data cannot be stored into on-chip memory directly. Thus, FPGA needs off-chip memory (DRAM) to store graph data, but how to optimize DRAM memory access to fetch a vertex’s neighbors is critical in improving the performance. Furthermore, the size of intermediate results is quite large in the subgraph matching process. Traditional worst-case-optimal-join (WOJ) based subgraph matching systems [24], [36], [37] should materialize the whole intermediate results, which is infeasible to cache them on on-chip memory unless flushing them to DRAM, but writing to DRAM is quite slow.

- **Low Clock Frequency.** Because FPGA has a lower clock frequency than GPU and CPU (e.g., 300MHz vs. 2.4GHz), it needs higher parallelism to get better performance. This requires us to design high parallelism subgraph matching algorithms using FPGA’s features, such as dataflow. Existing backtracking-based solutions on CPU are difficult to be parallelized on FPGA.

- **Parallel Write Conflicts.** When multiple pipelines need to write their corresponding results to DRAM, the same address may be written, leading to writing conflicts. Therefore, how to ensure the correctness of the concurrently outputting results is also a question to consider.

To address the above challenges, we propose an efficient FPGA-friendly Subgraph Isomorphism algorithm FAST, which conducts the whole subgraph matching process on FPGA using the pipeline evaluation strategy. Different from FAST, we adopt the WOJ strategy on FPGA. To speed up the process, we first propose an FPGA-friendly data structure (LPCSR in Section V) to support efficient neighbor list fetching. We call an algorithm or a data structure FPGA-friendly since they take advantage of some specific optimization techniques for FPGA (such as burst I/O and dataflow features in FPGA) to get better performance. Moreover, we propose a pipeline evaluation to parallelize the whole subgraph matching process using FPGA’s dataflow, which increases the parallelism and reduces on-chip memory requirements. More detailed discussions can be found in Section IV-B. We summarize our contributions as follows:

- We propose an efficient CPU-FPGA co-designed subgraph matching algorithm using WOJ-based pipeline join. We exploit FPGA’s dataflow feature to implement a left-deep-tree-based pipeline join accelerator for WOJ. To reduce random memory access and increase continuous memory access to DRAM, we design a coalescing mechanism on FPGA, which exploits burst I/O on FPGA using AXI protocol.

- We propose an FPGA-friendly data structure LPCSR to represent labeled graphs. It not only reduces memory access to DRAM when getting a vertex’s neighbors but also improves the spatial locality of memory access, which further improves the performance of memory coalescing.

- To address writing conflicts on FPGA, we propose a space-saving pre-allocated write back strategy, which increases a little space overhead and eliminates writing conflicts.

- We conduct experiments on both synthetic and real graph datasets. The results show that our algorithm outperforms the state-of-the-art algorithms by several orders of magnitude (e.g., up to 11.35x over the CPU-based solution CECI [38], up to 33.95x over the only existing FPGA-based solution FAST and up to 53.9x over GpSM [23]).

II. PRELIMINARY

A. Problem Definition

In this paper, we focus on undirected vertex-labeled graphs, although it is trivial to extend our approach to handle directed and edge-labeled graphs. We define the subgraph isomorphism search as follows.

**Definition 1** (Graph). A graph $G$ is a tuple $G = \{V, E, L\}$, where $V(G)$ is a set of vertices, $E(G) \subset V(G) \times V(G)$ is an edge set and $L$ is a labeling function that assigns vertex labels.

**Definition 2** (Subgraph Isomorphism). Given a query graph $Q$ and a data graph $G$, $Q$ is subgraph isomorphic to $G$ if and only if an injective mapping function $M$ from $V(Q)$ to $V(G)$ exists such that $\forall u \in V(Q), L(u) = L(M(u))$ while $\forall (u, v) \in E(Q), (M(u), M(v)) \in E(G)$, where $M(u)$ is the mapped data vertex of $u$.

There may be various subgraph isomorphisms in $G$, each of which is referred to as an embedding of $Q$ in $G$.

**Definition 3** (Subgraph Isomorphism Search). Given a query graph $Q$ and a data graph $G$, the subgraph isomorphism search problem is to find all embeddings of $Q$ in $G$.

Due to the NP-hardness of subgraph isomorphism, we resort to hardware assistance. In this paper, we propose an efficient FPGA-based solution for subgraph isomorphism search. Table I lists the frequently-used notations throughout the paper.

<table>
<thead>
<tr>
<th>Notation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Q$ &amp; $G$</td>
<td>Query graph and data graph</td>
</tr>
<tr>
<td>$V(G)$ and $E(G)$</td>
<td>Vertex set and edge set of $G$</td>
</tr>
<tr>
<td>$L(G)$</td>
<td>A labeling function of $G$</td>
</tr>
<tr>
<td>$d(u)$</td>
<td>Degree of vertex $u$</td>
</tr>
<tr>
<td>$M(u)$</td>
<td>Mapping of $u$ in an embedding $M$</td>
</tr>
<tr>
<td>$C(u)$</td>
<td>Candidate list for query vertex $u$</td>
</tr>
<tr>
<td>$N(v,l)$</td>
<td>Neighbor list of vertex $v$ with label $l$</td>
</tr>
</tbody>
</table>

B. Worst Case Optimal Join

Generally, subgraph matching can be solved by a series of join operations. A join operation refers to extending the partial embeddings by matching a new query edge or vertex, while the former is called binary join and the latter is worst-case optimal join (WOJ).

This paper focuses on developing an FPGA-based WOJ due to two reasons: First, the WOJ provides a better worst-case performance guarantee; Second, the binary join cannot avoid parallel writing conflicts except for join-twice output.
scheme [39] in the parallel processing. WOJ can alleviate that by forecasting the cardinality of extending each partial embedding [24], and we propose a space-saving pre-allocated strategy (in Section VI). A typical WOJ algorithm enumerates over vertices of query graph \( Q \) in a given matching order \( O(Q) = \{o_0, ..., o_k, ..., o_{1V(Q)}\} \). Let \( P_k \) be the set of partial embeddings consisting of \( \{o_0, ..., o_k\} \). At each iteration, a join operation extends all partial embeddings in \( P_k \) by calculating the intersection among the candidate set of \( o_{k+1} \) and each of the neighbor sets of \( o_i \) for every \( (o_i, o_{k+1}) \in E(Q) \), where \( i \leq k \). As shown in Figure 2, we match the query graph in Figure 1(a) and the current partial embedding set is \( P_2 = \{\{v_9, v_8, v_3\}, \{v_{10}, v_4, v_0\}, \{v_{12}, v_6, v_0\}\} \) and the next vertex is \( o_3 = u_3 \) with \( C(u_3) = \{v_{13}, v_14\} \). In this case, extending the third embedding can be formalized as \( \{v_{12}, v_6, v_0\} \times (N(v_12) \cap N(v_6) \cap C(u_3)) \). As shown in Figure 3(c), this feature motivates us to design an end-to-end FPGA kernel containing multiple concatenated join operation modules during subgraph matching. Partial embeddings are passed in a streaming way between these modules in the dataflow model. To the best of our knowledge, we are the first to propose an FPGA dataflow-based query pipeline implantation in graph databases, especially for WOJ.

### III. RELATED WORK

#### A. CPU-based Subgraph Matching

The early study of subgraph matching can be traced back to Ullmann’s backtracking algorithm [20], which uses a depth-first search strategy to match query vertices. Many subsequent works [12, 14, 15, 17] focus on reducing the search space by different optimization strategies. A comprehensive survey on these algorithms has been conducted by Lee et al. [21]. Later, TurboISO [18] and BoostISO [16] exploit vertex similarity to merge query vertices and data vertices to reduce redundant computations, respectively. CPL-Match [19] develops a Core-Leaf-Tree decomposition and proposes CPI structure for pruning. CBWJ [41] optimizes subgraph matching by combining binary and worst-case optimal joins. CECI [38], and DAF [42] replace the edge verification method with the set intersection strategy to find candidates faster. RapidMatch [43] combines exploration-based and join-based methods. However, these CPU-based solutions suffer from performance issues for large graphs due to low parallelism.

#### B. GPU-based Subgraph Matching

The earlier works [25, 44] on GPU try to transplant existing CPU-based subgraph matching algorithms. Unfortunately, these backtracking-based algorithms suffer from warp divergence and uncoalesced memory access on GPU, as Jenkins et al. [45] analyzed. Later, GpSM [23] and GunrockSM [22] adopt the breadth-first search strategy for higher parallelism on GPU, which demonstrates better performance. They both adopt the edge-oriented join strategy for matching and the two-step output scheme to avoid writing conflicts, which have increased the computation workload. GSI [24] proposes a Prealloc-Combine approach, which uses the vertex-oriented join strategy and pre-allocates enough memory space to avoid joining twice. However, these GPU-based solutions cannot effectively handle large graphs that are not fit into GPU’s global memory.

### C. FPGA-based Subgraph Matching

FAST [35] is the first and only existing FPGA-based subgraph matching algorithm. It proposes an auxiliary data structure CST to serve as a complete search space and a partitioning strategy to make each CST fit into FPGA’s BRAM. It adopts the edge verification method to enumerate matches on FPGA, which brings many redundant verifications. Moreover, CST needs to be rebuilt on the CPU for each query graph. This brings extra runtime overhead and affects the performance.
IV. OVERVIEW OF FASI

Our FASI system consists of the CPU host and the FPGA kernel, as shown in Figure 4(a). The CPU host preprocesses a data graph $G$ and generates candidates and a join order $O$ for a given query graph $Q$. The FPGA kernel, which has multiple processing engines (PEs) and is PCIe-attached to the CPU host, receives input from the CPU host and performs specific subgraph matching tasks to find all matches of $Q$ in $G$.

A. The CPU Host

At the offline processing, for better memory coalescing in the FPGA kernel at the running time, the CPU host reorders $G$ to make vertices whose neighbor lists are often visited together as adjacent as possible and the amount of wasted read data (during burst read) as small as possible. More details will be discussed in Section VI-A2. After reordering, we construct an FPGA-friendly data structure LPCSR (proposed in Section V) for $G$ and offload LPCSR to FPGA’s off-chip memory through PCIe bus. The entire data preprocessing phase is offline.

At the query runtime, given a query graph $Q$, we use two simple yet effective filtering strategies (LDF and NLF\(^1\)) to generate candidate lists $C(u)$ for each query vertex $u$. Note that many sophisticated candidate generation strategies [19], [38], [42] can also be used in this stage, and we focus on the FPGA-based subgraph matching process, and the candidate generation strategy is orthogonal to our method. We use a heuristic strategy to determine the join order $O$ of $Q$, which is often used in other subgraph matching algorithms [24], [38] as well. Specifically, we greedily select $u_{\text{next}} = \arg\min_{u \in V(Q')} \frac{C(u)}{\ell(u)}$ as the next query vertex, where $C(u)$ is generated by LDF and NLF, $V(Q')$ is the set of query vertices that have not yet been matched. Generally, at the running time, the CPU host transfers the candidate lists and the join order to FPGA’s off-chip memory through the PCIe bus and launches the FPGA kernel to compute subgraph matching.

B. The FPGA Kernel

One of our major technique contributions is to fully utilize FPGA’s dataflow feature to implement the pipelined evaluation. We follow the generic join developed by Ngo et al. [47], which evaluates queries using a vertex-at-a-time strategy. If we adopt the materialized evaluation in the traditional WOJ systems (such as GraphFlow [36], EmptyHeaded [37], etc), we have to flush intermediate results to DRAM in each join step since the on-chip memory size is too small to cache them even though we use both BRAM and URAM. This is time-consuming because of the limited bandwidth of DRAM.

FAST [35] partitions CST to make sure each CST partition does not exceed the on-chip storage capability, but it launches multiple cross-device data transfers and does not make full use of PCIe bandwidth. Our pipelined evaluation on FPGA not only reduces the requested buffer size significantly but also hides the transmission cost between CPU and FPGA. Besides the pipeline parallel processing, we build multiple PEs, which process distinct parts of the start vertex’s candidates in parallel.

We describe the PE structure in Figure 4(b). It consists of a candidate reader $\odot$, a series of extension modules $\oplus$ and a result writer $\ominus$. To reduce the time-consuming data transfer between DRAM and BRAM, we maintain a series of FIFO buffers using both BRAM and URAM in our design. URAM has more storage capacity and BRAM has faster access speed. Therefore, we use BRAM to store the neighbor lists and candidate vertices accessed from DRAM and use URAM to cache the partial intermediate results avoiding frequently flushing them to DRAM. The candidate reader reads a batch of candidate vertices into the candidate buffer on BRAM. Along the given join order, each extension module expands the intermediate results of the previous step using the next query vertex and writing the newly generated intermediate results into the intermediate result buffer on URAM. There is an intermediate result buffer between each two extension modules. The result writer will write the final results in the final result buffer to DRAM.

(1) Specifically, based on the given join order $O$, each PE can be represented as a left-deep join tree for WOJ as follows:

**Definition 4** (Left-Deep Join Tree for WOJ). Given a join order $O = \{u_0, \ldots, u_{n-1}\}$ and the candidate lists $C(u_i)$ for each query vertex $u_i$ ($i = 0, \ldots, n-1$), the left-deep join tree $T$ for WOJ is defined as follows:

- $T$ is a left-deep binary tree with $n$ leaf nodes $f_i$, each of which corresponds to a query vertex $u_i$;
- Each inner node $o_i$ ($i = 1, \ldots, n-1$) corresponds to a subquery (of the query graph $Q$) induced by the first $i+1$ query vertices in $Q$, denoted as $Q[o_i]$.

Figure 4(c) shows an example of the left-deep join tree for the query graph $Q$ in Figure 1(a) and Algorithm 1 gives an FPGA-based pipeline evaluation for subgraph matching (basic version). Assume that the join order is $\{u_0, u_1, u_2, u_3\}$. Each

---

\(^1\)The label and degree filtering (LDF) and the neighbor label frequency filtering (NLF) are defined in [46].
leaf node corresponds to one query vertex \( u_i \) and its candidate list \( C(u_i) \). Each inner node \( o_i \) corresponds to an extension module (Lines 13-14 in Algorithm 1) between matches of subquery \( \mathcal{Q}_{[0,\ldots,i-1]} \) (i.e., \( M(\mathcal{Q}_{[0,\ldots,i-1]}) \)) with \( C(u_i) \). We adopt eager pipelining, in which the lower level operator eagerly passes the results to the higher level one (Lines 20-22) and does not wait for the higher level one to request the results. Thus, we maintain a buffer \( P_i \) in (URAM) (Lines 2-4) to cache the results generated by the lower-level operator.

Besides the pipeline-based parallelization can improve the performance, pipeline-based evaluation can address the scalability issue due to limited on-chip storage capability. Although the number of partial embeddings is large and the buffer size is limited by the total on-chip storage capability (including BRAM and URAM, <35M in our case), due to the pipeline design, the on-chip memory requirement is reduced greatly. Thus, we can implement the whole subgraph matching process on FPGA, avoiding swapping intermediate results to DRAM and reduce the data dependency to maximize the pipelining parallelism and hide the data transmission cost.

(2) As mentioned above, each inner node of the left-deep join tree \( T \) corresponds to an extension module, which includes a neighbor reader and a series of intersection modules. The neighbor reader accesses neighbor lists from DRAM, and the intersection modules conduct set intersection operations. Specifically, for each extension module, we also design it as a set-intersection tree as follows:

**Definition 5** (Set-intersection Tree). Given a partial match \( m \) corresponding to the subquery \( \mathcal{Q}_{[0,\ldots,i-1]} \) and the next query vertex \( u_i \) with label \( l \), assume that \( u_i \) is connected to \( p \) query vertices in \( \mathcal{Q} \), denoted as \( [u_{j_0},\ldots,u_{j_{p-1}}] \) (\( p < i \)). The set-intersection tree corresponding to extending \( m \) with \( u_i \) is a left-deep binary tree, where each leaf node corresponds to a query vertex \( u_j \) and its label-constrained neighbors \( N(u_j, l) \) except for the right-most leaf node that corresponds to the next query vertex \( u_i \) and its candidates \( C(u_i) \).

The dashed box of Figure 4(c) is an example of the set-intersection tree corresponding to the last extension module when evaluating the query graph \( \mathcal{Q} \) in Figure 1(a). Specifically, we propose a pipeline set intersection algorithm on FPGA in Algorithm 2. In each step, we do pairwise intersection (Lines 5-15 in Algorithm 2). We also adopt the eager pipelining (Lines 8, 12, 15) and maintain a common vertex buffer \( B_i \) (Lines 1-3). In the first step, we conduct merge-based intersection. Once finding one common vertex, we push it into the upper buffer (Lines 6-8). The upper operator fetches each vertex \( v \), from the buffer and checks the existence over another vertex’s neighbor list (i.e., the right child leaf node) by binary search (Lines 9-12). The top-level module checks the existence of the candidates of the next query vertex using hash search since we represent its candidates by the bitmap (Lines 13-15). Once we get a common vertex \( v \) in the top-level intersection in Algorithm 2, we concatenate the original size-\( i \) partial match \( m \) with \( v \) (i.e., \( m \oplus v \)) and push it into \( P_i \) (in Algorithm 1).

V. DATA STRUCTURE: LPCSR

Due to I/O irregularity of graph data, memory access cost bottlenecks the performance of subgraph matching on FPGA. In this section, we propose a FPGA-friendly data structure
Algorithm 2: Extend($m$, $u_i$)

**Input:** Partial match $m[v_0, ..., v_{i-1}]$ corresponding to subquery $Q_{0, ..., i-1}$, next query vertex $u_i$ with label $l$, $u_i$ is connected to $p$ query vertices in $Q$, denoted as $(u_{i_0}, ..., u_{i_p})$ ($p < i$)

**Output:** Mappings of $u_i$ satisfying edge constraints.

1. /* $B_i$ is located at on-chip BRAM */
2. for $i$ ← 1 to $p$
3.   Let $B_i$ be the temporal intersection, set $B_i$ ← ∅;
4.   Let data vertices $(v_{i_0}, ..., v_{i_p})$ (in $m$) match query vertices $(u_{i_0}, ..., u_{i_p})$;
5. for $i$ ← 1 to $p$
6.   if $i$ = 1 then
7.     Do merge intersection between $N(v_{i_0}, l)$ and $N(v_{i_1}, l)$;
8.     Push common vertices to $B_1$ once found;
9.   if $1 < i < p$ then
10.      foreach vertex $v$ into buffer $B_{i-1}$ do
11.          binary search $v$ over $N(v_{i_1}, l)$;
12.          Push $v$ into $B_1$ once finding $v$ in $N(v_{i_1}, l)$;
13.       hash search over bitmap representation $B(u_i)$;
14.       Push $v$ to $B_p$ once finding the common vertex $v$;
16. return $B_p$;

This algorithm is called Label-Partitioned Compressed Sparse Row (LPCSR) (Definition 7), which leverages the burst I/O mode.

In WOJ-based subgraph matching algorithms, one frequent operation is to access a vertex $v$’s neighbor list $N(v, l)$ whose neighbor vertex label is $l$. In the traditional CSR structure, all vertices’ neighbors are consecutively arranged without label-based partitioning. Thus, to access $N(v, l)$, CSR needs more redundant memory access and filtering computation. To improve the efficiency of accessing $N(v, l)$, GSI [24] proposes a GPU-friendly data structure named Partitioned Compressed Sparse Row (PCSR). It partitions the data graph based on labels$^2$. To address the non-conclusiveness of vertex IDs caused by graph partitioning, it hashes vertex IDs to a set of fixed-size hash buckets called groups and reorganizes CSR based on group IDs. When accessing $N(v, l)$, GSI computes the group ID that $v$ is hashed to and uses a warp to search the group concurrently to locate $N(v, l)$. Due to hash conflicts, multiple groups may be probed to find the overflowed vertices.

PCSR [24] is not suitable for FPGA for two reasons. First, PCSR has the higher probability of group overflows on FPGA because the memory transaction bandwidth of FPGA is only 64B, but that of GPU is 128B, which means more groups may be fetched to locate $N(v, l)$. Second, the hash technique in PCSR cannot guarantee the access locality and is detrimental to burst I/O. For example, given two consecutive vertices $v_1$ and $v_2$, they may be hashed into groups far from each other. Thus, the system has to launch two separate read operations to fetch them rather than one burst read.

Therefore, to make full use of burst I/O for efficient access to $N(v, l)$, we propose the LPCSR structure (Definition 7). We divide a data graph $G$ into a set of neighbor label-partitioned graphs $G(l)$ as follows:

$^2$ [24] partitions the data graph based on edge labels, and the operation $N(v, l)$ is also based on edge labels.

**Definition 6 (Neighbor Label-Partitioned Graph).** Given a graph $G$ and a vertex label $l$, the Neighbor Label-Partitioned Graph (denoted as $G(l)$) is a subgraph of $G$ induced by all edges adjacent to at least one labeled-$l$ vertex.

An example of $G(B)$ that contains all edges adjacent to $B$-labeled vertices in $G$ is given in Figure 5.

![Fig. 5. a neighbor label-partitioned graph $G(B)$ of $G$ in Figure 1(b)](image)

An efficient data structure should support locating $N(v, l)$ in $O(1)$ time and read $N(v, l)$ in the linear time ($O(|N(v, l)|)$), which is the design goal of our proposed LPCSR. Given a data graph $G$, we partition it into $k$ neighbor label-partitioned graphs $G(l_i)$, $i = 0, ..., k − 1$. For each $G(l_i)$, we first build the traditional CSR $R_i$. Due to the non-conclusiveness of vertex IDs in the partitioned graph (e.g., no vertices $v_1$ and $v_2$ in $G(B)$ in Figure 6), we propose two extra levels in LPCSR.

**Index List idx.** The position of each vertex $v_j$ in the vertex array of the CSR $R_i$ corresponding to partitioned graph $G(l_i)$ if $v_j \in G(l_i)$, $j = 0, ..., |V| − 1$, $i = 1, ..., k$, are collected sequentially to form an array, called index list, idx.

**Example 5.1.** Given the data graph $G$ in Figure 1(b), we construct LPCSR in Figure 6. $v_0$, $v_3$ and $v_{14}$ are three vertices in the vertex array of the CSR of $G(B)$. Their positions in the vertex array are 0, 1, and 7, respectively. For $v_0$ and $v_3$, because they do not have neighbors labeled $A$, we will store 0 and 1 in their first elements in idx, respectively. For $v_{14}$, because its first element in idx stores its position 9 in the vertex array of the CSR of $G(A)$, 7 will be stored in its second element.

![Fig. 6. LPCSR structure](image)

**Neighborhood Structure Array nsa.** For each vertex $v_j$, $j = 0, ..., |V| − 1$, we record $v_j$’s starting offset in idx and existence bitmap $B(v_j)$. $B(v_j)$ has $k$ bits and ‘1’ in the i-th bit denotes $v_j \in G(l_i)$, $i = 0, ..., k − 1$. All vertices’ starting offsets and existence bitmaps are concatenated to form nsa.

**Example 5.2.** As shown in Figure 6, nsa has 15 elements, where each element corresponds to a vertex’s neighborhood structure in Figure 1(b). For example, $v_{14}$ neighborhood structure consists of a 32-bit offset and a 4-bit bitmap. The offset
records the starting position of $v_1$ in $idx$, which is 2. The bitmap is 0011, which means $v_1$ only exists in the vertex arrays of the CSR of $G(C)$ and $G(D)$.

Definition 7 (LPCSR structure). Given a data graph $G(V, E, L)$, LPCSR has four levels, including index list $idx$, neighborhood structure array $nsa$, vertex arrays, and edge arrays in the traditional CSR.

In LPCSR, the top two levels $nsa$ and $idx$ aim to rapidly locate a vertex $v$’s neighbor list $N(v, l)$ with neighbor label $l$. If the $l$-th bit of $v$’s bitmap in $nsa$ is ‘1’, we will get the position of $v$ in the vertex $array$ of the CSR of $G(l)$ from $idx$. The rest are multiple CSR with different neighbor labels for accessing $N(v, l)$ consecutively and quickly.

Example 5.3. To illustrate how to locate a neighbor list in LPCSR, we give an example of fetching $N(v_{14}, B)$ in Figure 6. First, we read $v_{14}$’s corresponding element in $nsa$. The beginning index of $v_{14}$ in $idx$ is 32, and the existence bitmap is 1110. We check the 1-th bit of $v_{14}$’s bitmap is ‘1’. Then we count the number of 1 before this bit. In this case, the total number is 1. Thus, we read the 33-th (32+1) element in $idx$, which is 7. Finally, we read the 7-th element in $G(B)$’s vertex array and get the offset of the edge array, which is 13.

VI. JOINT PARALLELIZED PIPELINE

To improve throughputs, a naive approach is to design multiple independent pipelines (Algorithm 1). However, multiple independent pipelines do not share the intermediate results while processing and may lead to workload imbalance. Thus, we propose a joint parallelized pipeline strategy for WOJ-based subgraph matching on FPGA, as shown in Figure 7. We implement multiple-pipelines-in-one PE where they push (or pull) intermediate results to (or from) the same on-chip shared buffer. Such a design addresses workload imbalance among multiple pipelines and provides more opportunities for memory coalescing since more neighbor lists are fetched from DRAM together. However, it also brings a new issue of writing conflicts when final results are written back to DRAM in parallel between different pipelines. To take optimization opportunities and avoid writing conflicts, we design a memory access coalescing mechanism to exploit burst I/O (discussed in Section VI-A). Also, we propose a space-saving pre-allocated write back strategy (discussed in Section VI-B).

A. Memory Access Coalescing

When adopting WOJ to match query vertices, most off-chip memory transactions come from the neighbor lists transfer from LPCSR on DRAM to BRAM. In the basic design, each independent pipeline fetches neighbor lists directly from DRAM. Although we can coalesce memory access inside each independent pipeline, the joint parallelized pipelines provide more opportunities to coalesce memory access. It is because multiple pipelines share common buffers, and more access requests are issued simultaneously.

1) Coalescing Mechanism: The memory controller will coalesce the memory access requests of multiple partial results from the partial result buffer with a coalescing width $w$, where $w$ is limited by the buffer size. In our experiments, we set $w = 8$. Specifically, for those vertices with the same label $l$, we compute the offsets of their neighbor lists in parallel. Then, for these to-read neighbor lists, we measure the gaps among them. If the gap between two vertices’ neighbor lists is below a threshold $\delta$, we will combine the read operations of these two close neighbor lists by tolerating redundant data. The threshold $\delta$ is affected by the configuration of the FPGA card and can be measured experimentally, where it implies that the cost of the burst read to the two neighbor lists is equal to the cost of two random reads. After coalescing, the memory controller will get groups of burst read requests and launch burst read to fetch the data from DRAM into the on-chip shared buffer.

For example, as shown in Figure 8(a), there are three random memory access requests to $N(v_{1}, B)$, $N(v_{3}, l)$ and $N(v_{5}, l)$. We combine the three requests with two different lists (i.e., $N(v_{2}, l)$ and $N(v_{4}, l)$) to fetch them with a single run of burst read instead of three random accesses. In this case, $N(v_{2}, l)$ and $N(v_{4}, l)$ are redundant data.

2) Graph Reordering: We hope to coalesce more random memory requests while suffering from less redundant data. Since we store neighbor lists in vertex order, a different vertex order influences the access locality and the wasted read cost. To improve the efficiency of coalescing memory access on FPGA, we can find a suitable order for burst read in pre-processing phase based on the access locality and the wasted read cost between vertices. Figure 8 depicts the motivation of our graph reordering. After reordering, the wasted read of a burst read by combing the three memory requests is reduced significantly (=0) compared to before ordering. Although many graph reordering methods have been studied in previous works [48], [49], their contexts differ from ours. For example, Wei [49] exploits vertex locality to rearrange vertex order to reduce
CPU cache miss ratio in a CPU cacheline. It does not consider the waste read of accessing neighbor lists continuously.

Specifically, we re-order vertex IDs so that any two vertices $v_i$ and $v_j$’s neighbor lists are closer to each other in the edge array of the LPCSR if and only if (1) they are often accessed together during WOJ-based subgraph matching; and (2) the size of gaps between their neighbor lists should be minimized.

We first partition vertices based on vertex labels into different groups to find a good vertex order. Then, we reorder vertices in each group. Finally, vertices in different groups are concatenated to obtain the vertex order. We focus on reordering vertices with the same label in the following.

Definition 8 (Access Continuity Score). Given a graph $G = (V, E, L)$ with $k$ vertex labels, the continuity score of accessing vertices’ neighbor lists in $G$ is defined as follows:

$$F(G, w, \pi) = \sum_{l \in L(G)} \sum_{v_i \in V(l)} \sum_{j=i+1}^{\max(0, i+w)} S(v_i, v_j)$$

where $\pi$ is a vertex ID assignment function (i.e., $\pi(V) \rightarrow \{0, \ldots, |V| - 1\}$), $L(G)$ denotes all vertex labels, $V(l)$ represents all vertices labeled $l$, $w$ is the coalescing width and $S(v_i, v_j)$ is the compactness between $v_i$ and $v_j$, defined in Definition 9.

Definition 9 (Vertex Compactness). Given two vertices $v_i$ and $v_j$ ($j > i$), the compactness between them considers common neighbors and continuous access length from $v_i$’s neighbor list to $v_j$’s neighbor list in LPCSR, formally defined as follows:

$$S(v_i, v_j) = \sum_{l \in L(G)} \frac{|N(v_i, l) \cap N(v_j, l)|}{\sum_{a=i}^{j} |N(v_a, l)|}$$

We demonstrate the vertex compactness of any two vertices in Figure 9. The numerator $|N(v_i, l) \cap N(v_j, l)|$ is the number of common neighbors labeled $l$ between $v_i$ and $v_j$. The denominator $\sum_{a=i}^{j} |N(v_a, l)|$ is the access length between $N(v_i, l)$ and $N(v_j, l)$, including needed read and wasted read.

Heuristic Algorithm. Due to the NP-hardness of this problem, we propose a heuristic algorithm. Algorithm 3 shows the pseudo codes about finding the order over vertex sets $V(l)$ with one label $l$. We can repeat the algorithm on vertex sets with different labels and finally splice all vertices together because ordering vertices with different labels is mutually exclusive.

Algorithm 3: LPGO Algorithm

1. $cmn$ records the number of common neighbors between $v_i$ and each $v_j$ added to $\pi$ before $v_i$ in the current size-$w$ window $l$;
2. allocate $w \times |V(l)| \times |L|$ three-dimensional array $cmn$;
3. foreach $v \in V(l)$ do
   4. $Fscore(v) \leftarrow 0$, $vis[v] \leftarrow 0$;
   5. select a start vertex $v_s$, $\pi[0] \leftarrow v_s$, $vis(v_s) \leftarrow 1$;
   6. maintain a priority queue $q$ of length $w$;
   7. for $i \leftarrow 1$ to $|V(l)| - 1$ do
      8. $v_e \leftarrow \pi[i - 1]$;
      9. if $v_e$ and $v_s$ has one more common vertex $v$, thus, update the corresponding item in $cmn$ *
   10. foreach $v \in V(v_e)$ do
        11. if $vis[v'] == 0$ then
            12. $cmn[(i-1)\%|L(l)|][v'][L(l)]++$;
        13. $Fscore(v') = \sum S(v, v')$, $v_i$ is added before $v'$ within size-$w$ window $l$;
   14. compute $Fscore(v')$;
   15. update the priority queue $q$ using $Fscore(v')$;
   16. $q_{max} \leftarrow q.pop();$
   17. $\pi[i] \leftarrow v_{max}$, $vis(v_{max}) \leftarrow 1$;
   18. return $\pi$;

B. Space-Saving Pre-allocated Write Back Strategy

Let us consider the last WOJ step of the running example in Figure 7, which shows three partial matches corresponding to subquery $Q_{u_0, u_1, u_2}$ and the last join vertex is $u_3$. Each pipeline extends one partial match $m_i$ ($i = 1, 2, 3$) to obtain final matches. When they write these final matches to DRAM in parallel, write conflicts may occur. Other WOJ steps besides the last one in the pipeline (Figure 7) also have writing conflict issues due to a shared on-chip buffer. However, it is cheap to use locking strategy for BRAM and URAM, but it is costly to flush final results to DRAM by locking.

To avoid write conflicts, one naive solution is using two-step locking strategy for BRAM and URAM, but it is cheap to use locking strategy for BRAM and URAM, but it is costly to flush final results to DRAM by locking. To avoid write conflicts, one naive solution is using two-step locking strategy for BRAM and URAM, but it is cheap to use locking strategy for BRAM and URAM, but it is costly to flush final results to DRAM by locking.
denotes the number of candidates for query vertex \( u_3 \). However, only 30% of the pre-allocated space is useful in GSI.

We propose a space-saving pre-allocated strategy in Figure 10. To extend \( m_i \), we intersect \( k \) sorted lists \( L_i \) (i = 1, ..., k), such as extending \( m_1 \) by \( N(v_9, D) \cap N(v_8, D) \cap C(u_3) \) in Figure 10. We first find \( left \) and \( right \), defined as follows.

\[
\text{left} = \max (\min (x_i | x_i \in L_i), i = 1, ..., k) \\
\text{right} = \min (\max (x_i | x_i \in L_i), i = 1, ..., k)
\]

Then, we count the number \( N \) of items whose values are between \( left \) and \( right \) at the shortest list \( L_i \) (i.e., the shaded area in Figure 10). Finally, the allocated space for \( m_i \) is \( N \). Our method always allocates less space than GSI for each pipeline. Experiments show our method can improve the space utilization up to 48% than GSI (see Table VI).

C. Optimization: FPGA-CPU Co-processing Strategy

Since our method performs the whole WOJ pipeline in FPGA, after transferring the input to the FPGA kernel, the CPU host is idle only to wait for returning final results. An FPGA-CPU co-processing solution can improve the overall performance. Due to the highly skewed degree distribution of real-world graphs (like power-law distribution), extending high-degree vertices will spend much more on-chip storage space and thus reduce the width of memory access coalescing. Fortunately, in a power-law distribution, there are only a few vertices with high degrees. Therefore, we can move several high-degree vertices to the CPU host.

Specifically, the CPU host divides the matching tasks into two parts based on each candidate’s degree. The CPU will process a small number of high-degree candidates, and the rest of the low-degree candidates will be transferred to the FPGA kernel. The partition threshold is determined in the following.

First, given a join order \( O \), we denote that the forward neighbors \( N^O_+ (u) \) of a query vertex \( u \) are \( u \)'s neighboring vertices that are matched after \( u \). Given a candidate \( v \) of a query vertex \( u \), we define its workload \( W(v) = \sum_{v_i \in N^O_+ (u)} \prod_{u_j \in \text{neighbor}(u_i) \land u_i \leq u_i} (N(v_i, L(u_i))) \). Next, we partition candidates \( V \) into two parts \( V_C \) and \( V_F \) based on \( R \), where \( R \) is the maximum size of the buffer on BRAM, \( V_C = \{ v_i | v_i \in V \land \min (d_i (v_i)) > R \} \) and \( V_F = \{ v_i | v_i \in V \land \min (d_i (v_i)) \leq R \} \). \( \min (d_i (v_i)) \) is the minimum of the label-constrained degrees of \( v_i \) among different G(l), which can be precalculated offline. Finally, we compute CPU’s workload \( W_C = \sum_{v_i \in V_C} W(v_i) \) and FPGA’s workload \( W_F = \sum_{v_i \in V_F} W(v_i) \). If \( W_C > tW_F \), finish. Otherwise, we ceaselessly move \( v_i \) with the maximum \( \min (d_i (v_i)) \) from \( V_C \) to \( V_F \). The parameter \( t \) is measured experimentally.

VII. Experiments

In this section, we evaluate the effectiveness of FASI and present the experimental results.

Setup. We have implemented FASI in C++ under Xilinx Vitis \(^3\) 2020.1 development environment. Both the CPU host and the FPGA kernel are compiled by Vitis’s built-in g++ based compiler. We use a CentOS Linux server with two Intel Xeon Gold 5218 2.30GHz CPUs, 512GB host memory and one Xilinx Alveo U200 Data Center Accelerator Card for running CPU-based and FPGA-based systems. Meanwhile, the GPU-based systems run on another CentOS server with two NVIDIA Titan XP (3840 cuda cores and 12 GB global memory). The FPGA accelerator card is equipped with 64 GB off-chip DRAM, 35 MB on-chip memory (including 7MB BRAM and 28MB URAM), and 892,000 LUTs (Look-up Tables). It is attached to the CPU host through PCIe Gen 3.0 × 16. To avoid occasionality, when evaluating the elapsed time of each query, we run it 5 times and report the result using the average of the 5 runs.

Comparative Algorithms. For performance comparison, we evaluate our method with six state-of-the-art subgraph matching algorithms, including three CPU-based solutions CECI [38], DAF [42] and RAPID [43], two GPU-based solutions GpSM [23] and GSI [24], and a FPGA-based solution FAST [35]. To the best of our knowledge, there is only one former solution on FPGA for subgraph matching. For the CPU-based and GPU-based competitors, we choose the top fastest ones in our experiments. All the source codes come from the original authors and are also implemented in C++.

Datasets. We conduct our experiments on both real-world and synthetic datasets. The characteristics of these datasets are listed in Table II. We obtain two vertex-labeled graphs (patents and Youtube) from [46] and randomly assign vertex labels to other unlabeled graphs. Note that we only use the first five datasets in Table II except for the scalability experiments, since the basic version of our method (BASIC) and some comparative algorithms cannot work on billion-scale graphs.

Queries. To keep the query graphs for various datasets consistent, we randomly generate 50 unlabeled query graphs as query templates varying the vertex number from 3 to 7 and the edge number from 2 to 16, including star-like, line-like, clique-like, and hybrid. The maximum vertex number is

\(^3\)https://www.xilinx.com/products/design-tools/vitis.html
consistent with FAST. Then, we randomly assign a label to each vertex for every unlabeled query graph.

**Metrics.** To evaluate the performance of an algorithm, we measure the elapsed time in milliseconds from receiving a query graph to outputting all results, which includes the CPU execution time and the hardware accelerator execution time (equal to 0 for CPU-based algorithms). To make each query terminate reasonably, we set a time limit of 10 minutes. We do not report the elapsed time if the query has timed out or is out-of-memory.

### A. Resource Utilization of the FPGA kernel

We set the number of PEs to 8 in the FPGA kernel to maximize the on-chip resource utilization and the processing throughput of FPGA. Table III reports the resource utilization and the clock rate of our FPGA kernel. We can see that the utilization rate of BRAM and URAM is high, indicating our caching mechanism’s effectiveness.

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>LUT</th>
<th>Register</th>
<th>BRAM</th>
<th>URAM</th>
<th>Clock Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>FAST</td>
<td>31.34%</td>
<td>14.87%</td>
<td>84.69%</td>
<td>39.24%</td>
<td>205MHz</td>
</tr>
</tbody>
</table>

### B. Evaluating Optimizations in FASI

In this subsection, we evaluate three optimizations of FASI, including task partitioning (TP), memory access coalescing (MC), and joint parallelized pipelining (JP). We show their improvements in performance in Figure 11. We give FASI’s basic implementation using LPCSR and independent pipelining without task partitioning and memory access coalescing, called Basic. Then, we compare the performance improvement of each optimization with the previous implementation by adding the three optimizations to Basic one by one and report speedup ratios over Basic. We denote the full-optimization version as FASI, used in the following experiments.

**Effectiveness of Memory Access Coalescing.** In Basic, there are many random off-chip memory accesses to fetch required neighbor lists. To speed it up, we apply a memory access coalescing mechanism, exploiting burst I/O on FPGA. The memory controller will coalesce the read requests of different vertices and transform them into burst reads to access multiple consecutive neighbor lists. According to Figure 11, the memory access coalescing optimization results in up to 2.0x improvements compared with Basic+TP. By tolerating redundant data and exploiting the burst read, our memory coalescing technique reduces the overhead of random memory access to off-chip DRAM and thus improves performance.

**Effectiveness of Task Partitioning.** We have evaluated the time gap between CPU and FPGA by varying \( t \) (A smaller gap means a higher overlap). The results in Figure 12 indicate \( t = 0.35 \) can achieve the best performance. After adding the task partitioning optimization, FASI outperforms Basic on every dataset by up to 6.8x (on Watdiv). The speed-up ratio varies among datasets due to different skewed distributions.

For example, we can see that the most prominent performance improvement is 6.8x on Watdiv, and the smallest is 2.2x on patents. The reason is that the degree distribution on Watdiv is skewed more than on patents. In Basic, FPGA requires to pre-allocate much more on-chip memory to process higher degree vertices on Watdiv. Therefore, several very high-degree vertices can significantly impact the performance of Basic on Watdiv. However, since the maximum vertex degree on patents is not very large, the performance of Basic on patents does not become abysmal. Therefore, the performance improvement of Basic+TP is more evident on Watdiv than patents. In other words, task partitioning is more effective for graphs with a highly skewed degree distribution.

**Effectiveness of Joint Parallelized Pipelining.** We denote the full-optimization version as FASI, used in the following experiments.
Effectiveness of Joint Parallelized Pipelining. Figure 11 shows that the joint parallelized pipelining optimization achieves a further speedup compared with BASIC+TP+MC (up to 2.1x on patents). This is because: (1) all the pipelines can get partial results as input in the shared buffer and thus have balanced workloads; (2) the shared partial result buffer provides more opportunities to coalesce memory accesses. We demonstrate the performance improvement of memory access coalescing using joint parallelized pipelining in Table V.

### Table V

<table>
<thead>
<tr>
<th>Dataset</th>
<th>IP</th>
<th>+JP</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>cr</td>
<td>swr</td>
</tr>
<tr>
<td>patents</td>
<td>52%</td>
<td>14%</td>
</tr>
<tr>
<td>Youtube</td>
<td>45%</td>
<td>18%</td>
</tr>
<tr>
<td>LiveJournal</td>
<td>54%</td>
<td>11%</td>
</tr>
<tr>
<td>Orkut</td>
<td>41%</td>
<td>13%</td>
</tr>
<tr>
<td>WatDiv</td>
<td>37%</td>
<td>17%</td>
</tr>
</tbody>
</table>

Furthermore, the space cost of LPCSR is also lower than PCSR because PCSR creates lots of groups in order to reduce the hash conflicts, and the space of many groups is wasted. If the number of groups is reduced to lower space cost, the hash conflicts will increase rapidly, and the performance of PCSR will worsen. Due to introducing two extra levels, LPCSR occupies more space than CSR, but it has much better time performance.

We also report the offline build time of LPCSR in Table VIII. We can see that it brings a certain amount of time overhead. However, it is worthwhile and affordable because the build time is a one-time expense and does not increase as the number of queries increases.

### D. Comparing with Existing Algorithms

Figure 13 reports the average query runtime of FASI compared with existing algorithms CECI [38], DAF [42], RAPID [43], GpSM [24], GSI [23] and FAST [35]. Note that the results of GpSM and GSI on WatDiv are omitted because they are out of memory. RAPID also reports an error on WatDiv. As shown in Figure 13, FASI outperforms all comparative algorithms and achieves 14.5x average speedup.

**Compared with GPU-based algorithms.** FASI outperforms DAF by 4.21x on average (from 1.38x to 6.21x), CECI by 4.1x on average (from 1.31x to 11.35x) and RAPID by 2.02x on average (from 1.21x to 4.55x). The former two algorithms also adopt WOJ to compute matches, and RAPID is a hybrid of exploration-based and join-based methods. However, they are serial algorithms with no pipeline parallelization, so their performance is worse than our FPGA-based algorithm.

**Compared with GPU-based algorithms.** Our FASI outperforms GSI by 11.01x on average (from 2.11x to 20.85x) and

In addition, when using joint parallelized pipelining, writing back the final results generated by different pipelines lead to conflicts. Thus, we propose a space-saving pre-allocation strategy to avoid that and compare it with the traditional two-step output scheme (TS) [22], [23] and Prealloc-Combine approach (PC) used in GSI [24]. We compare two metrics: the time cost and the space utilization (in Table VI). We can see that our strategy obtains up to 1.83x speedup than the two-step approach (PC) used in LBAS and 30% than PCSR. CSR without label-based partitioning performs worse than the other two since it has higher memory access cost and filtering cost. There are two reasons for the unsatisfactory effect of PCSR. One is that the maximum width of one memory transaction on FPGA is only half of the width of a global memory transaction on GPU, resulting in fewer elements in each group in PCSR and more groups to be accessed when locating a vertex’s neighbor list. The other is that successive vertices are hashed to different groups, which lowers the possibility of coalescing memory access.

![Figure 13. Overall performance comparison of different algorithms](image-url)

**Table VI**

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Time cost(ms)</th>
<th>Space Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TS</td>
<td>PC</td>
</tr>
<tr>
<td>patents</td>
<td>28</td>
<td>18</td>
</tr>
<tr>
<td>Youtube</td>
<td>15</td>
<td>10</td>
</tr>
<tr>
<td>LiveJournal</td>
<td>459</td>
<td>292</td>
</tr>
<tr>
<td>Orkut</td>
<td>1183</td>
<td>619</td>
</tr>
<tr>
<td>WatDiv</td>
<td>12339</td>
<td>6706</td>
</tr>
</tbody>
</table>

**Table VII**

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Time cost(ms)</th>
<th>Space cost(MB)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CSR</td>
<td>PCSR</td>
</tr>
<tr>
<td>patents</td>
<td>229</td>
<td>32</td>
</tr>
<tr>
<td>Youtube</td>
<td>36</td>
<td>14</td>
</tr>
<tr>
<td>LiveJournal</td>
<td>1209</td>
<td>445</td>
</tr>
<tr>
<td>Orkut</td>
<td>1872</td>
<td>785</td>
</tr>
<tr>
<td>WatDiv</td>
<td>18465</td>
<td>7625</td>
</tr>
</tbody>
</table>

**Table VIII**

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Time(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>patents</td>
<td>11.43</td>
</tr>
<tr>
<td>Youtube</td>
<td>3.32</td>
</tr>
<tr>
<td>LiveJournal</td>
<td>18.25</td>
</tr>
<tr>
<td>Orkut</td>
<td>43.79</td>
</tr>
<tr>
<td>WatDiv</td>
<td>315.23</td>
</tr>
</tbody>
</table>
FAST multiple lists. Such a gap is more expansive against computing resource when dealing with the intersection of intended for WOJ plays a role here, as it fully utilizes the ones that produce lots of results (i.e., on WatDiv).

Compared with FPGA-based algorithms, FASI outperforms the only FPGA-based subgraph matching solution FAST by 15.91x on average (from 2.62x to 33.95x). Different from our method that the whole subgraph matching process is done within FPGA, FAST consumes a lot of CPU workload to build CST structure, which is quite time-consuming in FAST.

![Fig. 14. Elapse time on LiveJournal of different types of queries](image)

**Evaluating Different Query Structures.** For a more detailed comparison, we classify the queries based on their structures into four categories: star-like, line-like, clique-like, and hybrid. Star-like queries have only one vertex whose degree is more than one. Line-like queries feature vertices that form a line or a cycle. Clique-like queries are structurally similar to a clique. Each vertex in such queries has at least two neighbors. Hybrid queries are the combination of the former three query types. Using LiveJournal as an example, we show the specific runtime of four different types of queries.

As shown in Figure 14, FASI achieves a speedup of 4.1x on average in terms of star-like queries, thanks to our special treatment for one-degree vertices that avoids producing lots of intermediate results. In addition, compared with line-like queries, FASI performs better on clique-like queries. In other words, as the density of query graphs increases, the acceleration ratio of FASI also increases. Our pipeline design intended for WOJ plays a role here, as it fully utilizes the computing resource when dealing with the intersection of multiple lists. Such a gap is more expansive against FAST since there are more non-tree edges to be verified in FAST when queries are denser. Note that DAF can work better for clique-like queries because its failing set pruning strategy is more effective in dealing with this kind of query. Confronting a hybrid query, FASI splits it into a dense subgraph and a set of one-degree vertices for their respective processing. Therefore, we can credit FASI’s advantage on hybrid queries (5.7x on average) to all the techniques above.

**E. Scalability**

This subsection carries out the scalability test of FASI.

**Varying the number of pipelines.** We vary the number of pipelines from 2 to 16 and run all the queries on patents. Figure 15(a) shows the increasing trend of the average speedup as the number of pipelines increases. In general, the increase in the number of pipelines only reduces the speedup of the individual pipeline a little, thanks to our joint parallelized pipelining and memory access coalescing, which lowers the possibility of the limitation of multiple pipelines’ memory access. Note that FPGAs’ on-chip memory is limited. Thus the number of pipelines is limited to FPGA’s on-chip resources.

**Varying \(|E(G)|\).** To test the impact of data size on query performance, we generate a series of datasets of different sizes using Twitter by randomly sampling a given number of edges (e.g., 10M, 50M, 100M, 500M, 1B). Figure 15(b) indicates the average elapsed time of different algorithms on datasets with different \(|E(G)|\). Note that when the number of edges in the data graph is over 100M, GpSM and GSI fail due to GPU’s global memory limitations. Besides, the runtime of FAST rises sharply as the data size grows larger because of the increasing CST scale. In contrast, the runtime of FASI rises much more slowly than others, which benefits from LPCSR and the space-saving pre-allocated write back strategy.

**VIII. Conclusion**

This paper proposes an FPGA-friendly subgraph matching algorithm (FASI), which utilizes FPGA’s burst read and dataflow feature. Different from FAST that spends lots of time in building CST at query runtime and only uses FPGA for edge checking, FASI implements the whole WOJ-based subgraph matching algorithm in FPGA. FASI exploits FPGA’s dataflow feature to optimize the pipeline join. With the help of LPCSR and the memory access coalescing, FASI can significantly reduce the costly random memory access between BRAM and DRAM on FPGA. Although the performance of FASI is reduced when dealing with data graphs with too many high-degree vertices, we mitigate this problem by moving a small number of high-degree vertices to the CPU host. Our experimental results on different datasets demonstrate that FASI outperforms other state-of-the-art algorithms significantly.

**Acknowledgment**

This work was supported by NSFC under grant 61932001 and U20A20174. Lei Zou is the corresponding author of this paper.
REFERENCES


